# 요［ix 

尸Eロ－日ロard
jபst add pawer

# Power Electronics \＆Drives <br> <br> Board 

 <br> <br> Board}
for National Instruments System on Module－sbRIO－9651 ${ }^{\circledR}$

# HARDWARE <br> and <br> USER MANUAL 

just add pawer

## I．Limited Warranty

This document is provided＇as is＇and is subject to being changed，without notice，in future editions． For the latest version，refer to ped－board．com．

PED－Board team reviews this document carefully for technical accuracy；however，PED－Board team MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NOT BE LIABLE FOR ANY ERRORS．

PED－Board warrants that its hardware products will be free of defects in materials and workmanship that cause the product to fail to substantially conform to the applicable PED－Board specifications for one（1）year from the date of invoice．

Trademarks and service marks of third parties are the property of their respective owners．
Do not use in life support and medical applications．In such cases email to support＠ped－board．com
r1.05

## Power Electronics \& Drives Board • PED-Board



## Applications

- Power electronics converters and electric drives
- Multilevel converter topologies
- Hybrid power systems
- UPS and PV converters
- High performance control algorithms
- High speed acquisitions and high throughput computation

Fully programmable by LabVIEW ${ }^{\circledR}$.
Peripherals supported by dedicated LabVIEW ${ }^{\circledR}$ drivers.

Fully editable demo programs.

## Features

- $30 \times$ PWM channels
- $0 \div \mathbf{1 5} \mathrm{V}$ or $0 \div \mathbf{5} \mathrm{V}$ selectable voltage swing
- Direct LED driving capability for optocoupled gate driver
- Additional PWM channels available through the Digital I/O interface
- 14-bit ADC, 8 Channels
- Simultaneous sampling
- $1.45 \mu \mathrm{~s}$ conversion time, 8 channels
- Differential or single-ended input (each channel)
- Configurable scaling circuit (each channel)
- Second order low-pass Butterworth active filter with configurable cut-off frequency
- 14-bit ADC, 8 Channels
- Simultaneous sampling
- $\mathbf{1 . 4 5} \mu \mathrm{s}$ conversion time, 8 channels
- Differential or single-ended input (each channel)
- Configurable scaling circuit (each channel)
- First order low-pass Butterworth active filter with configurable cut-off frequency and impedance matching circuit
- 10-bit ADC, 8 Channels - Up to 200 kS/s
- 12-bit DAC, 4 Channels
- Digital-to-analog converter with $10 \mu s$ settling-time
- Isolated, no ground loops
- Resolver interface
- Fully configurable electrical interface
- Speed and position measurement
- Resolver fault detection
- $36 \times$ Digital I/O
- Hall-effect position sensors interface
- Encoder interface
- Relay control
- Additional PWM
- General purpose I/O
- Additional CAN controller
- Ethernet (programming, debugging and operation)
- $1 \times$ RS-485
- Isolated transceiver
- half-duplex and full-duplex communication
- $1 \times$ CAN-bus
- 2.0A and 2.0B support
- Isolated transceiver
- Up to $1 \mathrm{Mbit} / \mathrm{s}$
- USB port

Custom configuration for scaling circuits, filtering and default setup for orders of 5 units or more.

## Functional block diagram



## Table of contents

I．LIMITED WARRANTY ..... 2
II．ELECTRICAL SPECIFICATIONS .....  .5
III．ANALOG－TO－DIGITAL CONVERTERS ..... 5
A．ADC1 Interface ..... 5
B．ADC2 interface ..... 7
C．ADC3 interface ..... 9
IV．PWM CHANNELS（BUFFERED DIGITAL OUTPUTS） ..... ．． 9
V．DIGITAL－TO－ANALOG INTERFACE ..... 10
VI．RESOLVER INTERFACE ..... 11
VII．CAN－BUS ..... 12
VIII．RS－485 ..... 12
IX．DIGITAL I／O ..... 13
D．Hall sensors interface and Encoder port ..... 13
X．STATUS AND USER LEDS，USER BUTTON AND RESET，USB PORT． ..... 13
XI．MECHANICAL DIMENSIONS ..... 14
XII．REFERENCES ..... 15
XIII．REVISION HISTORY ..... 16

## II．Electrical specifications

| Recommended input voltage supply | 12 | V | Vin－DC |
| :---: | :---: | :---: | :---: |
| Input voltage supply range | $\pm 10 \%$ |  | Respect to Vin |
| No reverse voltage protection |  |  |  |
| Input current | 2.5 | A | Max current at Vin |
| Storage temperature（IEC 60068－2－1，IEC 60068－2－2） |  |  | -40 to $85^{\circ} \mathrm{C}$ |
| Operating temperature |  |  | -25 to $60^{\circ} \mathrm{C}$ |
| Operating humidity（IEC 60068－2－56） | 10 to $90 \% \mathrm{RH}$ ，noncondensing |  |  |
| Storage humidity（IEC 60068－2－56） | 5 to 95\％RH，noncondensing |  |  |
| Maximum altitude | 5000 | m |  |
| Pollution Degree（IEC 60664） | 2 |  |  |
| Analog inputs AINx（ADC1，ADC2）max voltage | $\begin{gathered} \pm 8 \\ 0 \ldots+8 \end{gathered}$ | V | When channel is configured as bipolar When channel is configured as unipolar |
| Analog inputs AINx（ADC3）max voltage | 0．．．+5 | V |  |

Do not apply an input voltage higher than 14 V at the Vin terminal with respect to GND．
－Main power supply and auxiliary connectors


Figure 1．Pinout of the main power connector．
Mate connector DIGIKEY code WM3701－ND，manufacturer Molex．Pin DIGIKEY code WM2501－ND，manufacturer MOLEX．
PED－Board is equipped with an auxiliary power connector，which can be used also from the application specific Adapter Board．Pinout is reported in Figure 2，where channels referred to AGND $(+5 \mathrm{~V}, \pm 9 \mathrm{~V})$ can provide up to 100 mA each one， whereas the 12 V link up to 350 mA ．


Figure 2．Connector for the auxiliary supply．

## III．Analog－to－Digital converters

Analog to digital interface is based on three separate converters named respectively ADC1，ADC2 and ADC3．ADC1 and ADC 2 have their dedicated scaling－filtering input circuit，with detailed explanation illustrated below．ADC3 input are provided with any interfacing hardware leaving to the final user their usage：temperature sensors，etc．．．

## A．ADC1 interface

Analog－to－Digital Converter 1 （ADC1）is composed by 8 channels with simultaneous sampling capability and a resolution of 14 bit ．Sampling and conversion for the 8 channels take around $1.45 \mu$ s being capable of $600 \mathrm{kS} / \mathrm{s}$ ．
Filtering is performed by a fully configurable differential or single－ended input stage with a second order Butterworth type active filter．Proper measure scaling can be accomplished changing resistor values in the input stage，whereas filtering section exhibit a gain equals to one．Block scheme of ADC 1 acquisition chain is shown in Figure 3.


Figure 3．ADC1 measurement chain．
Level shifting circuit is provided to manage both unipolar and bipolar measures．Analog input voltage range is $\pm 8 \mathrm{~V}$ or 0 V to +8 V at the input；whereas maximum operating voltage on the ADC input is $\pm 5 \mathrm{~V}$ ．
Provided scaling circuit has an input to output gain GsC equals to

$$
\begin{equation*}
G_{S C}=\frac{V_{\text {out }}}{V_{\text {in }}}=0.09967\left(1+\frac{R_{g 1}}{R_{g 2}}\right) \tag{1}
\end{equation*}
$$

where each resistor can be found according to Table 1.
Each analog input can be configured as fully differential or single－ended according to the system requirement．This can be done by JMPx footprint，where x stands for the channel（ $1 \ldots 8$ ）．When single－ended measure is required a short circuit must be provided，whereas open circuit stands for differential input．Detailed information are reported in Table 1．Default configuration is for fully differential measures，JMPx open．
Level shifting circuit can be enabled for each analog channel．Bipolar measures are allowed to be sent to ADC in the range of $\pm 5 \mathrm{~V}$ at the ADC input．In this case 0 V input corresponds to 0 V at the ADC pin．When unipolar input is desired， 0 V at the input terminal corresponds to -5 V at the ADC terminal allowing the usage of the converter full scale without resolution deterioration．Selector vs．input is shown in Table 1．When pin 1 and pin 2 are shorted together，resulting measure is unipolar，whereas pin 2 shorted to pin 3 results in bipolar input．

Table 1 －ADC1 configuring information

|  |  | Single－ended／Differential |  | Unipolar／Bipolar |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Analog input | $\mathbf{R}_{\mathbf{g} 1}$ | $\mathbf{R}_{\mathbf{g} 2}$ | Closed | Open（default） | 1－2 unip． |
| 2－3 bip． |  |  |  |  |  |
| AIN－1P／AIN－1N | $\mathrm{R}_{78}$ | $\mathrm{R}_{80}$ | JMP1 |  | JP6（2－3 default） |
| AIN－2P／AIN－2N | $\mathrm{R}_{83}$ | $\mathrm{R}_{85}$ | JMP2 | JP7（2－3 default） |  |
| AIN－3P／AIN－3N | $\mathrm{R}_{88}$ | $\mathrm{R}_{90}$ | JMP3 | JP8（2－3 default） |  |
| AIN－4P／AIN－4N | $\mathrm{R}_{93}$ | $\mathrm{R}_{95}$ | JMP4 | JP9（2－3 default） |  |
| AIN－5P／AIN－5N | $\mathrm{R}_{110}$ | $\mathrm{R}_{112}$ | JMP5 | JP11（2－3 default） |  |
| AIN－6P／AIN－6N | $\mathrm{R}_{115}$ | $\mathrm{R}_{117}$ | JMP6 | JP12（2－3 default） |  |
| AIN－7P／AIN－7N | $\mathrm{R}_{120}$ | $\mathrm{R}_{122}$ | JMP7 | JP13（1－2 default） |  |
| AIN－8P／AIN－8N | $\mathrm{R}_{125}$ | $\mathrm{R}_{127}$ | JMP8 | JP14（1－2 default） |  |

Default values are $\mathrm{R}_{\mathrm{g} 1}=27.4 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{g} 2}=3.3 \mathrm{k} \Omega$ with $1 \%$ accuracy，resulting in a gain of $0.927^{1}$ ．Because of the resulting gain， the full－scale input voltage at the ADC 1 connector can be obtained as $5 \mathrm{~V} / 0.927 \approx 5.392 \mathrm{~V}$ ．
In order to configure the input scaling stage according to the selected transducer，please refer to PED－Board＿AnalogInputConfig＿Rx．y．xlsx．

ADC output data format is in two－complement，independently from the Unipolar／Bipolar scale selection．Retrieved data specifications are highlighted in Table 2．Accordingly，being the ADC resolution equals to 14－bits，resulting data DB［15：14］ are set to zero for positive input voltage and one when negative voltage is applied．
Improved code efficiency and reduced FPGA occupancy can be obtained when 14－bits data input is considered using fixed－ point signed data type，avoiding to read DB ［15：14］．

Table 2 －ADC output data format

| Description | Input voltage value at <br> the ADC input pin | Binary and hexadecimal code <br> DB［15：0］ |
| :---: | :---: | :---: |
| Positive full scale | +5 V | 0 b 00011111111111 <br> $0 \times \mathrm{FFF}$ |
| Negative full scale | -5 V | 0 b 410000000000000 <br> $0 \times \mathrm{E} 000$ |

[^0]
## ロヒロ－日ロard

just add pawer
The pinout of the $\mathrm{ADC1}$ input connector is shown in Figure 4．Each analog input must be connected between the related input $P$ and $N$ ．Signal in converted considering the voltage difference $P-N$（maximum voltage on each pin is 8 V ）．


Figure 4．ADC1 connectors．
－ADC1 filtering section
Filtering section of $\mathrm{ADC1}$ is accomplished by a II－order low－pass Butterworth type active filter，being based on the well－ known multiple－feedback topology．PED－Board is shipped with a filter cut－off frequency set to $20 \mathrm{kHz}^{2}$ ．

Please refer to Linear Technologies LT1359CS14 integrated circuit for frequency limitations and detailed filter characteristics．

When the filter cut－off frequency needs to be changed，please refer to the following information that are related to the PED－ Board components that must be replaced．Each filter has the scheme shown in Figure 5 whereas the relation between the general element and the PED－Board component designator is reported in Table 3.


Figure 5．General electrical scheme of the II order Butterworth filter．
Table 3 －Board designators for the filter components

| ADC1 channel | $\mathbf{R}_{\mathbf{I 1}}$ | $\mathbf{R}_{\mathbf{1 2}}$ | $\mathbf{C}_{\mathbf{1 1}}$ | $\mathbf{R}_{\mathbf{F} 1}$ | $\mathbf{R}_{\mathbf{F 2}}$ | $\mathbf{C}_{\mathbf{F} 2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AIN－1 | $\mathrm{R}_{97}$ | $\mathrm{R}_{99}$ | $\mathrm{C}_{139}$ | Don＇t change | $\mathrm{R}_{228}$ | $\mathrm{C}_{137}$ |
| AIN－2 | $\mathrm{R}_{102}$ | $\mathrm{R}_{103}$ | $\mathrm{C}_{143}$ | $/ /$ | $\mathrm{R}_{229}$ | $\mathrm{C}_{141}$ |
| AIN－3 | $\mathrm{R}_{107}$ | $\mathrm{R}_{106}$ | $\mathrm{C}_{146}$ | $/ /$ | $\mathrm{R}_{231}$ | $\mathrm{C}_{142}$ |
| AIN－4 | $\mathrm{R}_{101}$ | $\mathrm{R}_{100}$ | $\mathrm{C}_{140}$ | $/ /$ | $\mathrm{R}_{230}$ | $\mathrm{C}_{138}$ |
| AIN－5 | $\mathrm{R}_{130}$ | $\mathrm{R}_{131}$ | $\mathrm{C}_{173}$ | $/ /$ | $\mathrm{R}_{232}$ | $\mathrm{C}_{171}$ |
| AIN－6 | $\mathrm{R}_{134}$ | $\mathrm{R}_{135}$ | $\mathrm{C}_{177}$ | $/ /$ | $\mathrm{R}_{233}$ | $\mathrm{C}_{175}$ |
| AIN－7 | $\mathrm{R}_{139}$ | $\mathrm{R}_{138}$ | $\mathrm{C}_{180}$ | $/ /$ | $\mathrm{R}_{235}$ | $\mathrm{C}_{176}$ |
| AIN－8 | $\mathrm{R}_{133}$ | $\mathrm{R}_{132}$ | $\mathrm{C}_{174}$ | $/ /$ | $\mathrm{R}_{234}$ | $\mathrm{C}_{172}$ |

## B．ADC2 interface

ADC 2 interface is similar to the previously depicted ADC 1 ，except for the low－pass filtering path that is composed by a simple RC filter with impedance matching circuit．Signal conditioning chain is highlighted in Figure 6．Input circuit devoted to scaling and level shifting exhibits the same gain as shown in（1）．Each analog input can be configure as single－ended or differential by connecting proper board pads．Moreover，all channels can be configured independently for unipolar or bipolar input．Detailed information are available in Table 4.

[^1]

Figure 6．ADC2 measurement chain．
Table 4 －ADC2 configuring information

|  |  | Single－ended／Differential |  | Unipolar／Bipolar |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Analog input | $\mathbf{R}_{\mathbf{g} 1}$ | $\mathbf{R}_{\mathbf{g} 2}$ | Closed | Open（default） | 1－2 unip． |
| AIN－9 bip． |  |  |  |  |  |
| AIN－9P／AIN－9N | $\mathrm{R}_{142}$ | $\mathrm{R}_{144}$ | JMP9 | JP16（2－3 default） |  |
| AIN－10P／AIN－10N | $\mathrm{R}_{147}$ | $\mathrm{R}_{149}$ | JMP10 | JP17（2－3 default） |  |
| AIN－11P／AIN－11N | $\mathrm{R}_{152}$ | $\mathrm{R}_{154}$ | JMP11 | JP18（2－3 default） |  |
| AIN－12P／AIN－12N | $\mathrm{R}_{157}$ | $\mathrm{R}_{159}$ | JMP12 | JP19（2－3 default） |  |
| AIN－13P／AIN－13N | $\mathrm{R}_{162}$ | $\mathrm{R}_{164}$ | JMP13 | JP21（2－3 default） |  |
| AIN－14P／AIN－14N | $\mathrm{R}_{167}$ | $\mathrm{R}_{169}$ | JMP14 | JP22（2－3 default） |  |
| AIN－15P／AIN－15N | $\mathrm{R}_{172}$ | $\mathrm{R}_{174}$ | JMP15 | JP23（1－2 default） |  |
| AIN－16P／AIN－16N | $\mathrm{R}_{177}$ | $\mathrm{R}_{179}$ | JMP16 | JP24（1－2 default） |  |

Default values are $\mathrm{R}_{\mathrm{g} 1}=27.4 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{g} 2}=3.3 \mathrm{k} \Omega$ with $1 \%$ accuracy，resulting in a gain of 0.927 ．
ADC 2 inputs are available on the PED－Board with reference to the pinout shown in Figure 7.


Figure 7．ADC2 connectors．

## －ADC2 filtering section

ADC2 filtering section is accomplished by a simple first order resistive－capacitive low－pass filter having an impedance matching circuit at its output．Related circuit scheme is shown in Figure 8．Filter cut－off frequency can be selected by choosing the value of the capacitor $\mathrm{C}_{\mathrm{f}}$ according to the following expression：

$$
\begin{equation*}
F_{c o A D C 2}[H z]=\frac{1}{2 \pi 10^{4} C_{f}[F]} \tag{2}
\end{equation*}
$$



Figure 8．ADC2 filtering and scaling stage．
Filtering capacitor related to each analog input channel is accomplished by the parallel connection of two separated capacitors．PED－Board components designator are reported in Table 5.

Table 5 －ADC filtering capacitor（default：not mounted）${ }^{3}$

| Analog input | $\mathbf{C}_{\mathbf{f}}$ |  |
| :---: | :--- | :--- |
| AIN－9P／AIN－9N | $\mathrm{C}_{183}$ | $\mathrm{C}_{184}$ |
| AIN－10P／AIN－10N | $\mathrm{C}_{191}$ | $\mathrm{C}_{192}$ |
| AIN－11P／AIN－11N | $\mathrm{C}_{197}$ | $\mathrm{C}_{200}$ |
| AIN－12P／AIN－12N | $\mathrm{C}_{205}$ | $\mathrm{C}_{206}$ |
| AIN－13P／AIN－13N | $\mathrm{C}_{215}$ | $\mathrm{C}_{216}$ |
| AIN－14P／AIN－14N | $\mathrm{C}_{223}$ | $\mathrm{C}_{224}$ |
| AIN－15P／AIN－15N | $\mathrm{C}_{231}$ | $\mathrm{C}_{232}$ |
| AIN－16P／AIN－16N | $\mathrm{C}_{235}$ | $\mathrm{C}_{240}$ |

## C．ADC3 interface

Analog interface ADC 3 is capable of low resolution，up to $200 \mathrm{kS} / \mathrm{s}$ measures acquisition．Digitalization is performed by 10 －bit on the available 8 channels．A SPI bus performs communication between the ADC3 and NI sbRIO－9651．ADC3 inputs are available on the JP25 connector having the pinout shown in Figure 9．Analog input voltage swing is unipolar from 0 V to +5 V ．At +5 V the resulting output code is $2^{10}-1$ ．No signal conditioning or scaling is provided for ADC3 inputs．


Figure 9．ADC3 connector．

## IV．PWM channels（Buffered Digital Outputs）

Up to 30 independent PWM channels are provided through the connectors JP33，JP34，JP35 and JP36 having the detailed pinout of Figure 10．Each channel that is composed by 10 PWM ，can be configured to provide $0 \div 15 \mathrm{~V}$ or $0 \div 5 \mathrm{~V}$ voltage swing．When $0 \div 5 \mathrm{~V}$ is selected，the PWM pin can drive directly the input LED of a classical opto－coupled gate driver，such as ACPL－333J or HCPL－316．

Voltage selection can be configured by JP2，JP3 and JP4 selectors．Connecting pin 2 to pin 1，each group is supplied from the on－board +5 V with 15 mA continuous current capability on each PWM output．Whereas connecting pin 2 to pin 3， PWM voltage swing is $0 \div 15 \mathrm{~V}$ with 5 mA continuous current on each PWM channel．JP2 controls PWM1 to PWM10，JP3 is related to PWM11 to PWM20 and finally JP4 configures PWM21 to PWM30，as summarized in Table 6．PWM buffer circuit is non－inverting．

|  | JP36 |  | DGND |
| :---: | :---: | :---: | :---: |
| DGND | 1 | 2 |  |
| PWM－21 | 3 | 4 | PWM－22 |
| PWM－23 | 5 | 6 | PWM－24 |
| PWM－25 | 7 | 8 | PWM－26 |
| PWM－27 | 9 | 10 | PWM－28 |



[^2]Table 6 －PWM voltage swing configuration ${ }^{4}$

|  | PWM1．．．PWM10 <br> （JP2） | PWM11．．．PWM20 <br> （JP3） | PWM21．．．PWM30 <br> （JP4） |
| :---: | :---: | :---: | :---: |
| Position 1－2 | +5 V （default） | $+5 \mathrm{~V}($ default $)$ | +5 V |
| Position $2-3$ | +15 V | +15 V | +15 V （default） |

Additional PWM outputs can be achieved from the Digital I／O pins，implementing the voltage and current driving circuits directly on the application specific Adapter Board．

When each PWM channel needs to be controlled by a dedicated algorithm，NI sbRIO－9651 pins can be directly accessed using the following information（Table 7）．

Table 7 －PED－Board and sbRIO－9651 PWM pin routing

| PED－ <br> Board | sbRIO－9651 | PED－ <br> Board | sbRIO－9651 | PED－ <br> Board | sbRIO－ <br> 9651 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PWM－1 | DIO＿33＿N | PWM－11 | DIO＿31 | PWM－21 | DIO＿56＿N |
| PWM－2 | DIO＿33 | PWM－12 | DIO＿38＿MRCC | PWM－22 | DIO＿59 |
| PWM－3 | DIO＿30 | PWM－13 | DIO＿28＿N | PWM－23 | DIO＿59＿N |
| PWM－4 | DIO＿37＿MRCC | PWM－14 | DIO＿31＿N | PWM－24 | DIO＿62＿N |
| PWM－5 | DIO＿29 | PWM－15 | DIO＿37＿N | PWM－25 | DIO＿28 |
| PWM－6 | DIO＿29＿N | PWM－16 | DIO＿39＿N | PWM－26 | DIO＿50＿N |
| PWM－7 | DIO＿36＿SRCC | PWM－17 | DIO＿34 | PWM－27 | DIO＿53 |
| PWM－8 | DIO＿36＿N | PWM－18 | DIO＿39＿SRCC | PWM－28 | DIO＿53＿N |
| PWM－9 | DIO＿32＿N | PWM－19 | DIO＿30＿N | PWM－29 | DIO＿35＿N |
| PWM－10 | DIO＿32 | PWM－20 | DIO＿34＿N | PWM－30 | DIO＿38＿N |

## V．Digital－to－Analog interface

Digital to analog interface is based on a fast，low settling time converter with SPI interface．Output voltage，which swings from 0 V to +5 V ，is isolated from the board ground，allowing to drive directly any output circuit avoiding ground loops． DAC resolution is 12 bit，starting from 0 to 4095 where the full output voltage is available．DAC connector shown in Figure 11 provide also one isolated digital output channel，DO－ISO．DAC and DO－ISO are on the same ground．
For faster usage of the DAC outputs，even with reduced channels，the connector shown in Figure 12 is provided．Mate connector DIGIKEY code ED10556－ND．

JP26

| DAC－A | 1 | 2 | GND－DAC |
| :---: | :---: | :---: | :---: |
| DAC－B | 3 | 4 | GND－DAC |
| DAC－C | 5 | 6 | GND－DAC |
| DAC－D | 7 | 8 | GND－DAC |
| DO－ISO | 9 | 10 | GND－DAC |

Figure 11．Connector for DAC and Digital－Out pin．


Figure 12．Fast DAC connector．

[^3]
## VI．Resolver interface

Resolver interface is mainly based on the Analog Devices AD2S1205YST integrated circuit．Differential excitation is provided with on－board current buffer．Sin／Cos acquiring circuits are designed to accomplish different type of resolvers， being equipped with a dedicated scaling circuit that can be configured by simply replacing some resistors．Carrier signal amplitude regulation is also allowed with a maximum peak voltage of 10 V ．Excitation driving circuit is able to directly supply resolvers based on rotary transformer or switched reluctance architecture．Scheme of the excitation circuit is shown in Figure 13 and it is reported in［1］．Both carrier signals，EXE＋and EXE－have the same amplification circuit．Detailed information on how to select the circuit component can be found in［1］．Resolver Sin／Cos acquiring circuit is shown in Figure 14，where three input resistors can be used to properly scale the resolver return signals．With reference to the PED－ Board，Sin signal resistors are $\mathrm{R}_{\mathrm{s} 1}=\mathrm{R}_{182}, \mathrm{R}_{\mathrm{s} 2}=\mathrm{R}_{183}$ and $\mathrm{R}_{\mathrm{s} 3}=\mathrm{R}_{186}$ ．Accordingly，Cos resistors are $\mathrm{R}_{\mathrm{s} 1}=\mathrm{R}_{191}, \mathrm{R}_{\mathrm{s} 2}=\mathrm{R}_{192}$ and $\mathrm{R}_{\mathrm{s} 3}=\mathrm{R}_{195}$ ．More info can be found on Table 8 where the default values are also indicated．If the component value is not specified it stands for＇not mounted＇．Resolver signals can be accessed by the JP27 connector as shown in Figure 15.

Table 8 －Resolver circuit components ${ }^{5}$

|  | EXE + | EXE－ |  | Sin | Cos |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{R}_{\mathrm{s} 1}$ | $\mathrm{R}_{182}(5.6 \mathrm{k} \Omega)$ | $\mathrm{R}_{191}(5.6 \mathrm{k} \Omega)$ |  |
| $\mathrm{R}_{\mathrm{e} 1}$ | $\mathrm{R}_{197}(24 \mathrm{k} \Omega)$ | $\mathrm{R}_{199}(24 \mathrm{k} \Omega)$ | $\mathrm{R}_{\mathrm{s} 2}$ | $\mathrm{R}_{183}(12 \mathrm{k} \Omega)$ | $\mathrm{R}_{192}(12 \mathrm{k} \Omega)$ |
| $\mathrm{R}_{\mathrm{e} 2}$ | $\mathrm{R}_{236}(15 \mathrm{k} \Omega)$ | $\mathrm{R}_{238}(15 \mathrm{k} \Omega)$ | $\mathrm{R}_{\mathrm{s} 3}$ | $\mathrm{R}_{186}(5.6 \mathrm{k} \Omega)$ | $\mathrm{R}_{195}(5.6 \mathrm{k} \Omega)$ |
| $\mathrm{R}_{\mathrm{b} 1}$ | $\mathrm{R}_{241}(12 \mathrm{k} \Omega)$ |  |  |  |  |
| $\mathrm{R}_{\mathrm{b} 2}$ | $\mathrm{R}_{243}(27 \mathrm{k} \Omega)$ |  |  |  |  |
| $\mathrm{C}_{\mathrm{e} 1}$ | $\mathrm{C}_{324}$ | $\mathrm{C}_{325}$ |  |  |  |
| $\mathrm{R}_{\mathrm{f} 1}$ | $\mathrm{R}_{239}$ | $\mathrm{R}_{240}$ |  |  |  |
| $\mathrm{C}_{\mathrm{f} 1}$ | $\mathrm{C}_{327}$ | $\mathrm{C}_{328}$ |  |  |  |
| $\mathrm{R}_{\mathrm{fo}}$ |  |  |  |  |  |
| $\mathrm{C}_{\mathrm{fo}}$ | $\mathrm{R}_{237}$ |  |  |  |  |



Figure 13．Electrical scheme of the resolver excitation circuit．


Figure 14．Resolver Sin／Cos scaling and acquiring circuit．


Figure 15．Resolver connector．

[^4]
## VII．CAN－bus

Isolated CAN transceiver having an operating data rate up to $1 \mathrm{Mbit} / \mathrm{s}$ has been integrated on the PED－Board．LabVIEW CLIP can straightforwardly realize the CAN controller if needed．However，it takes some FPGA resources resulting in an average estimation around $5.9 \%$ of Slice Registers， $12.5 \%$ of Slice LUTs and $10 \%$ of Block RAMs．No DSP48s resources are taken to implement the CAN controller．CAN connector is provided as shown in Figure 16．Mate connector DIGIKEY code ED10556－ND．


Figure 16．Fast CAN－bus connector
When CAN communication is not needed，FPGA space can be saved by removing the CAN controller from the generated CLIP．

CLIP generation requires the information concerning the sbRIO－9651 pins to be used as CAN TX and RX．Provided PED－ Board CAN controller is connected as in Table 9.

Table 9－Pin routing between the CAN－Bus transceiver and the sbRIO－9651

| PED－Board | sbRIO－9651 |
| :---: | :---: |
| CAN＿TX | DIO＿8 |
| CAN＿RX | DIO＿9 |

R213 is used to setup the slope of the CAN－bus data（default $0 \Omega$ ）． $120 \Omega$ termination resistor can be inserted if needed，by closing the jumper JCAN．

> - II CAN controller

A second CAN－bus controller can be implemented by the LabVIEW CLIP generator and it will be available to the Digital I／O pins．The required transceiver can be placed directly on the Adapted Board．

## VIII．RS－485

RS－485 port can be generated by the LabVIEW CLIP Generator．PED－Board is equipped with an isolated transceiver and a dedicated connector M3 having the pinout shown in Figure 17.
RS－485 CLIP can be generated according to the pin routing shown in Table 10.
Each TX and RX channel has its own $120 \Omega$ termination resistor，which can be inserted by closing the jumper J485－H for RX and J485－F for TX．In case of half－duplex mode of operation，only one termination resistor should be closed．


Figure 17．RS－485 connector．

Table 10 －Pin routing between the RS－485 transceiver and the sbRIO－9651

| PED－Board | sbRIO－9651 |  |
| :---: | :---: | :---: |
| RS485＿TX＿EN | DIO＿11 | Transceiver TX enable pin |
| RS485＿TX | DIO＿12 | Transceiver TX pin |
| RS485＿RX | DIO＿14 | Transceiver RX pin |
| RS485＿RX＿EN | DIO＿15＿MRCC | Transceiver RX enable pin |

## IX．Digital I／O

Additional I／O pins are available through JP29，JP30，JP31 and JP32 connectors that allow to route those pins directly to the Adapter Board．Connectors＇pinout is highlighted in Figure 18．Digital I／O are directly connected to the ZYNQ－7020 pins，refers to the Xilinx device data－sheet for the electrical specifications．
Provided additional Digital I／O pins are directly connected to the sbRIO－9651 FPGA pins．According to the National Instruments sbRIO－9651 data－sheet，the relation between the PED－Board and sbRIO－9651 pins is as in Table 11.


Figure 18．Digital I／O connectors．
Table 11．PED－Board vs．sbRIO－9651 digital I／O pins

| PED－ <br> Board | sbRIO－ <br> 9651 | PED－ <br> Board | sbRIO－ <br> 9651 | PED－ <br> Board | sbRIO－ <br> 9651 | PED－ <br> Board | sbRIO－ <br> 9651 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I／O＿0 | DIO＿25＿N | I／O＿10 | DIO＿23＿N | I／O＿18 | DIO＿48 | I／O＿28 | DIO＿70＿N |
| I／O＿1 | DIO＿0 | I／O＿11 | DIO＿21＿N | I／O＿19 | DIO＿44 | I／O＿29 | DIO＿67＿N |
| I／O＿2 | DIO＿25 | I／O＿12 | DIO＿24 | I／O＿20 | DIO＿48＿N | I／O＿30 | DIO＿71 |
| I／O＿3 | DIO＿1 | I／O＿13 | DIO＿21 | I／O＿21 | DIO＿45＿N | I／O＿31 | DIO＿67 |
| I／O＿4 | DIO＿22 | I／O＿14 | DIO＿24＿N | I／O＿22 | DIO＿49 | I／O＿32 | DIO＿71＿N |
| I／O＿5 | DIO＿19 | I／O＿15 | DIO＿43＿N | I／O＿23 | DIO＿45 | I／O＿33 | DIO＿68＿N |
| I／O＿6 | DIO＿22＿N | I／O＿16 | DIO＿47 | I／O＿24 | DIO＿49＿N | I／O＿34 | DIO＿72 |
| I／O＿7 | DIO＿20＿N | I／O＿17 | DIO＿43 | I／O＿25 | DIO＿46＿N | I／O＿35 | DIO＿68 |
| I／O＿8 | DIO＿23 |  |  | I／O＿26 | DIO＿70 |  |  |
| I／O＿9 | DIO＿20 |  |  | I／O＿27 | DIO＿46 |  |  |

## D．Hall sensors interface and Encoder port

PED－Board is equipped with a digital interface for glue less connection of low－resolution hall－effect position sensors．These can be connected to the pins provided by the Digital I／O port，JP29，JP30，JP31 and JP32．As shown in Figure 18，non－ isolated +3.3 V and +5 V auxiliary supplies are provided，which can be used to directly fed hall－sensors and encoders with a maximum available current of 100 mA for each one．

## X．Status and User LEDs，User button and Reset，USB port

PED－Board is equipped with three LEDs related to the sbRIO－9651 operation，POWER（green），STATUS（yellow）and TEMP（red）．Please refer to the National Instruments System－On－Module data－sheet for detailed explanation．
Additional user LEDs are provided，which can be controlled directly from the sbRIO－9651：LED1（green）connected to the pin DIO＿75 and LED2（green）connected to DIO＿81．
NI sbRIO－9651 can be reset by pressing SW1．SW2 can be used as user switch，having normally low state．It is connected to the DIO＿87＿SRCC pin of the sbRIO－9651 board．

USB port，formally USB1，can act only as HOST port．

ロヒロ－日ロard
just add pawer

## XI．Mechanical dimensions

PED－Board size is $220 \mathrm{~mm} \times 130 \mathrm{~mm}$ ．


Figure 19．PED－Board mechanics．
Detailed mechanical information can be found in PED－Board＿Specs＿Mech．dxf，which is available on－line in the download section．

Application specific Adapter Board must be placed above the board－to－board connectors，i．e．in the PED－Board bottom rectangle shown in Figure 19.

## XII．References

［1］Jakub Szymczak，Shane O’Meara，Johnny S．Gealon，and Christopher Nelson De La Rama，＂Precision Resolver－to－ Digital Converter Measures Angular Position and Velocity＂，Analog Devices application note．

## XIII．Revision history

| Date | Rev \＃ |  |
| :---: | :---: | :--- |
| $2017-05-30$ | 1.06 | ADC1 and ADC2 input scale and gain have been explained and updated． |
| $2017-01-25$ | 1.05 | Functional block diagram updated，DAC was reported having 10bit resolution <br> instead of 12bit． |
| $2016-04-28$ | 1.04 | PED－Board picture updated，pag．3． |
| $2016 / 04 / 20$ | 1.03 | Figure 4，Figure 7，Figure 9，Figure 10，Figure 11，Figure 15，Figure 18 have been <br> updated：pin 5 was named pin 4，resulting is two pin 4． <br> Critical update：pinout of connectors in Figure 10 has been updated． <br> Table 1 and Table 4 default configuration updated． |
| $2016 / 04 / 01$ | 1.02 | Contacts added．HUM exits preliminary state． |
| $2016 / 02 / 28$ | 1.01 | Figure 10 has been updated．Custom configuration footnotes added． |

## Contacts

## E．D．ELETTRONICA DEDICATA S．r．l．

Via dei Conciatori 12， 25032 Chiari（BS）Italy
tel．＋39 0307281715

Support
Quote and purchase
General info
support＠ped－board．com
purchase＠ped－board．com
info＠ped－board．com


[^0]:    ${ }^{1}$ Custom configuration available for orders of 5 or more units．

[^1]:    ${ }^{2}$ Custom filter configuration available for orders of 5 or more units．

[^2]:    ${ }^{3}$ Custom configuration available for orders of 5 or more units．

[^3]:    ${ }^{4}$ Custom configuration available for orders of 5 or more units．

[^4]:    ${ }^{5}$ Custom resolver configuration available for orders of 5 or more units．

