

---

# Power Electronics & Drives Board

for National Instruments System on Module - sbRIO-9651<sup>®</sup>

---

**LabVIEW<sup>®</sup> Drivers  
and  
Demo Programs**



## Table of contents

<b>I.</b>	<b>LIMITED WARRANTY .....</b>	<b>2</b>
<b>II.</b>	<b>LABVIEW DRIVERS.....</b>	<b>3</b>
A.	ADC1 DRIVER .....	3
B.	ADC2 DRIVER .....	4
C.	ADC3 DRIVER .....	4
D.	PWM OUTPUT.....	5
E.	DAC DRIVER .....	5
F.	RESOLVER DRIVER .....	6
G.	FPGA MAIN SCHEDULER .....	8
H.	REAL-TIME MAIN VI .....	8

### **I. Limited Warranty**

This document is provided ‘as is’ and is subject to being changed, without notice, in future editions. For the latest version, refer to [ped-board.com](http://ped-board.com).

PED-Board team reviews this document carefully for technical accuracy; however, PED-Board team **MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NOT BE LIABLE FOR ANY ERRORS.**

Trademarks and service marks of third parties are the property of their respective owners.

## II. LabVIEW Drivers

PED-Board is provided with dedicated LabVIEW drivers to speed up the development process of specific applications. Each driver can be used to configure and run the related peripheral. Demo programs are also provided to demonstrate PED-Board capabilities.

### A. ADC1 driver

ADC1 driver package consists in two VIs named **ADC1\_init\_FPGA.vi** and **ADC1\_read\_FPGA.vi**. File **ADC1\_init\_FPGA.vi** is necessary to initialize the required pins and must be run only once before the first acquisition. **ADC1\_read\_FPGA.vi** performs a single acquisition and providing the output of each channel (after the simultaneous sampling of the 8 channels). Data output is represented by a 14-bits signed fixed-point number for each channel. In order to acquire signals from ADC1 it is therefore necessary to launch **ADC1\_init\_FPGA.vi** once and then **ADC1\_read\_FPGA.vi** can be run whenever is needed without delays between the executions.

Figure 1 shows the Front Panel of **ADC1\_read\_FPGA.vi**. It is important to note that this is not a standalone VI and that it must be only used as a sub-VI after the execution of the initialization task. The following section shows a basic example about how to use these drivers.




Figure 1. Front panel of the sub-VI **ADC1\_read\_FPGA.vi**.

- *ADC1 demo*

A demo VI named **DEMO\_FPGA\_ADC1.vi** is provided to show the correct use of the driver package. Provided simple VI performs the initialization task running once **ADC1\_init\_FPGA.vi**. After that, it executes **ADC1\_read\_FPGA.vi** each time the user presses the READ button, showing the acquired data on the front panel. The execution ends pressing the STOP button. Figure 2 and Figure 3 show, respectively, the front panel and the block diagram.




Figure 2. **DEMO\_FPGA\_ADC1.vi** front panel.




Figure 3. **DEMO\_FPGA\_ADC1.vi** block diagram.

### B. ADC2 driver

ADC2 interface is similar to the previously depicted ADC1, except for the low-pass filtering path that is composed by a simple RC filter with impedance matching circuit.

- *ADC2 demo*

Driver package and demo VI provided for ADC2 are identical to the ones given for ADC1. Please refer to the previous sections for detailed description.

### C. ADC3 driver

ADC3 driver package consists in two VIs named **ADC3\_init\_FPGA.vi** and **ADC3\_read\_FPGA.vi**.

**ADC3\_init\_FPGA.vi** is necessary to initialize the required pins and must be run only once before the first acquisition.

**ADC3\_read\_FPGA.vi** performs a single acquisition and provides the output for the specified channel. Channel input must be a 3-bits fixed-point number where 0 corresponds to Channel-1 and 7 to Channel-8. Data output is a 10-bits number but it is represented by a 16-bits unsigned integer.

In order to acquire signals from ADC3 it is therefore necessary to launch **ADC3\_init\_FPGA.vi** once and then **ADC3\_read\_FPGA.vi** can be run whenever is needed without delays between the executions.

Figure 4 shows the front panel of **ADC3\_read\_FPGA.vi**. It is important to note that this is not a standalone VI and that it must be used only as a sub-VI after the execution of the initialization task.

The following section shows a basic example about how to use these drivers.




Figure 4. ADC3\_read\_FPGA.vi front panel.

- *ADC3 demo*

A demo VI named **DEMO\_FPGA\_ADC3.vi** is provided to show the correct use of the driver package.

This simple VI performs the initialization task running once **ADC3\_init\_FPGA.vi** and then it executes **ADC3\_read\_FPGA.vi** each time the user presses READ button". Acquired data from the specified channel are shown on the front panel. The execution ends pressing STOP button. Figure 5 and Figure 6 show, respectively, the front panel and the block diagram.




Figure 5. DEMO\_FPGA\_ADC3.vi front panel.




Figure 6. DEMO\_FPGA\_ADC3.vi block diagram.

### D. PWM output

A demo program is provided to test PWM capabilities. Reference VI is **DEMO\_FPGA\_PWM.vi**.




Figure 7. PWM DEMO front panel.




Figure 8. PWM DEMO block diagram.

### E. DAC driver

DAC driver package consists in two VIs named **DAC\_init\_FPGA.vi** and **DAC\_write\_FPGA.vi**.

**DAC\_init\_FPGA.vi** is necessary to initialize the required pins and must be run only once before the first execution of **DAC\_write\_FPGA.vi**.

DAC\_write\_FPGA.vi performs a single writing and provides the output on the specified channel. Channel input must be a 2-bits fixed-point number where 0 corresponds to Channel-A and 3 to Channel-D. Data input must be a 12-bits fixed-point number.

In order to use the DAC, it is therefore necessary to launch **DAC\_init\_FPGA.vi** once and then **DAC\_write\_FPGA.vi** can be run whenever is needed without delays between the executions.

Figure 9 shows the Front Panel of **DAC\_write\_FPGA.vi**. It is important to note that this is not a standalone VI and that it must be used only as a sub-VI after the execution of the initialization task.

The following section shows a basic example about how to use these drivers.




Figure 9. DAC\_write\_FPGA.vi front panel.

- *DAC demo*

A demo VI named **DEMO\_FPGA\_DAC.vi** is provided to show the correct use of the driver package.

This simple VI performs the initialization task running once **DAC\_init\_FPGA.vi** and then it executes **DAC\_write\_FPGA.vi** each time the user presses WRITE button. Channel and Data output can be modified using the controls on the front panel. The execution ends pressing STOP button.

Figure 10 and Figure 11 show, respectively, the block diagram and the front panel.




Figure 10. DEMO\_FPGA\_DAC.vi block diagram.




Figure 11. DEMO\_FPGA\_DAC.vi front panel.

## F. RESOLVER driver

RES driver package consists in two VIs named **RES\_init\_FPGA.vi** and **RES\_read\_FPGA.vi**.

**RES\_init\_FPGA.vi** is necessary to initialize the required pins and must be run only once before the first acquisition.

**RES\_read\_FPGA.vi** performs a single acquisition of Speed (rad/s) and Position (rad) and provides error signals (LOT and DOS). Position data output is represented by a <10,3> unsigned fixed-point number. Speed data output is represented by a <14,11> signed fixed-point number. Position output is also provided as 12 bits FXP data <12,12> unsigned as the discretized value achieved from the resolver-to-digital converter. When the angle is equal to ZERO, Position is ZERO; whereas, for an angle of 360°, Position is 4095 (2<sup>12</sup>-1).

LOT and DOS error signals are represented by two Booleans where the no-fault state is represented by the logical 1. Please refer to the Analog Devices AD2S1205YST data-sheet for detailed information about fault detection.

In order to acquire signals from the resolver it is therefore necessary to launch **RES\_init\_FPGA.vi** once and then **RES\_read\_FPGA.vi** can be run whenever is needed without delays between the executions.

Figure 12 shows the front panel of **RES\_read\_FPGA.vi**. It is important to note that this is not a standalone VI and that it must be used only as a sub-VI after the execution of the initialization task. The following section shows a basic example on how to use these drivers.




Figure 12. RES\_read\_FPGA.vi front panel.

- *RESOLVER demo*

A demo VI named **DEMO\_FPGA\_RES.vi** is provided to show the correct use of the driver package.

This simple VI performs the initialization task running once **RES\_init\_FPGA.vi** and then it executes **RES\_read\_FPGA.vi** each time the user presses READ button. Acquired data are shown on the front panel. The execution ends pressing the STOP button. Figure 13 and Figure 14 show, respectively, the front panel and the block diagram.




Figure 13. DEMO\_FPGA\_RES.vi front panel.




Figure 14. DEMO\_FPGA\_RES.vi block diagram.

### G. FPGA main scheduler

FPGA\_MAIN\_VI.vi contains a basic scheduler, a PWM modulator, initialization and the main task that is called when the PWM period starts. It can be used as starting VI for specific application.

### H. Real-Time main VI

RT\_MAIN.vi is linked to FPGA\_MAIN\_VI.vi and can be used to develop the Real-Time application.

- CAN-Bus demo (RT\_CAN\_MAIN.VI)

Using the generated CLIP, CAN-bus is directly controller by the Real-Time (RT) target, without any need to program the FPGA. Front panel of the provided CAN-bus demo in shown in Figure 15. In the RT target, a black FPGA VI can be loaded and run as shown in Figure 16.




Figure 15. CAN-bus Real-Time front panel.




Figure 16. CAN-bus Real-Time block diagram.

- RS-485 demo (RT\_RS485\_MAIN.VI)

PED-Board is equipped with an isolated RS-485 transceiver. Sample project provides a Real-Time VI named RT\_RS845\_MAIN.VI, which can be used to test the port capabilities. Interface 5 should be selected for the on-board RS-485 port generated from the LabVIEW CLIP.